# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

- 25 -

### What is claimed is:

1	1.	A data mo	dulation method comprising the steps of:
2	a)	converting	an N-bit data word of a data bit stream to an M-bit
3	code word a	nd storing a	plurality of said M-bit code words in a buffer to
4	form a chan	nel bit strear	n, where the integer M is greater than the integer N;
5	b)	determinin	g a digital sum value of said channel bit stream;
6	c)	detecting a	bit sequence of a predetermined pattern in the
7	stored channel bit stream; and		
8	d)	replacing a	bit "1" of said detected bit sequence with a bit "0" if
9	the replacen	nent results i	n said digital sum value approaching zero.
1	2.	A data mod	ulation method comprising the steps of:
2	a)	mapping a	plurality of 4-bit data words to a plurality of 3-bit
3	code words	in a memory	;
4	b)	segmenting	a data bit stream into a plurality of 4-bit data
5	words; and		
6	c)	converting	higher significant two bits of each 4-bit data word to
7	a 3-bit code	word corres	ondingly mapped to the 4-bit data word in said
8	memory so that a channel bit stream having no consecutive 1's is produced		
9	by a plurality	y of said 3-b	t code words;
10	d)	determinin	g a digital sum value of said channel bit stream;
11	e)	detecting a	first predetermined one of said 3-bit code words
12	which is con	secutive wit	n a second predetermined one of said 3-bit code
13	words; and		
14	f)	replacing tl	ne detected code word with a substitute code word
15	"000" if the r	eplacement	results in said digital sum value approaching zero.
1	3.	A data mod	ulation method comprising the steps of:
2	mapp	ing, in a mer	nory, 2-bit data words "00", "01", "10" and "11" to

- 26 -

3 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4bit data words "0000", "\$\phi001", "1000" and "1001" to 6-bit code words 4 5 "101000", "100000", "001000" and "010000", respectively; 6 segmenting a data bit stream into a plurality of 4-bit data words; 7 converting each of the 4-bit data words to a 6-bit code word mapped in 8 said memory if the 4-bit data word is coincident with one of said mapped 4-9 bit data words and converting higher significant two bits of the 4-bit data 10 word to a 3-bit code word mapped in said memory if the 4-bit data word is 11 non-coincident with any of said mapped 4-bit data words so that a channel 12 bit stream having no consecutive 1's is formed by a plurality of said 6-bit 13 code words and a plurality of said 3-bit code words; 14 forming a subsequent 4-bit data word with lower significant bits of the 15 non-coincident data word; 16 determining a digital sum value of said channel bit stream; 17 detecting a code word "010" which occurs immediately following any 18 one of said 6-bit code words; and 19 replacing the detected code word with a substitute code word "000" if 20 the replacement results in said digital sum value approaching zero. A data modulation method comprising the steps of: 1 2 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 3 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 4 5 "101000", "100000", "001000" and "010000", respectively; 6 segmenting a data bit stream into a plurality of 4-bit data words; 7 converting each of the 4-bit data words to a 6-bit code word mapped in 8 said memory if the 4-bit data word is coincident with one of said mapped 4-9 bit data words, and converting higher significant two bits of the 4-bit data 10 word to a 3-bit code word mapped in said memory if the 4-bit data word is 11 non-coincident with any of said mapped 4-bit data words so that a channel

- 27 -

12 bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; 13 14 forming a subsequent 4-bit data word with lower significant bits of the 15 non-coincident data word: 16 determining a digital sum value of said channel bit stream; 17 detecting a code word "010000" which occurs immediately following any one of said 3-bit code words; and 18 19 replacing the detected code word with a substitute code word 20 "000000" if the replacement results in said digital sum value approaching 21 zero. 1 5. A data modulation method comprising the steps of: 2 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-3 4 bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 5 "000101", "000100", "000001" and "000010", respectively; 6 segmenting a data bit stream into a plurality of 4-bit data words; 7 converting each of the 4-bit data words to a 6-bit code word mapped in 8 said memory if the 4-bit data word is coincident with one of said mapped 4-9 bit data words, and converting higher significant two bits of the 4-bit data 10 word to a 3-bit code word mapped in said memory if the 4-bit data word is 11 non-coincident with any of said mapped 4-bit data words so that a channel 12 bit stream having no consecutive 1's is formed by a plurality of said 6-bit 13 code words and a plurality of said 3-bit code words; 14 forming a subsequent 4-bit data word with lower significant bits of the 15 non-coincident data word; determining a digital sum value of said channel bit stream; 16 17 detecting a code word "010" which is immediately followed by any 18 one of said 6-bit code words; and 19 replacing the detected code word with a substitute code word "000" if

- 28 -

20 the replacement results in said digital sum value approaching zero.

1 6. A data modulation method comprising the steps of: 2 mapping, in a memory, 2-bit data words "00", "01", "10" and "11" to 3 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4bit data words "0000", "0001", "1000" and "1001" to 6-bit code words 4 5 "000101", "000100", "000001" and "000010", respectively; б segmenting a data bit stream into a plurality of 4-bit data words; 7 converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-8 9 bit data words; 10 converting higher significant two bits of the 4-bit data word to a 3-bit 11 code word mapped in said memory if the 4-bit data word is non-coincident 12 with any of said mapped 4-bit data words; 13 forming a subsequent 4-bit data word with lower significant bits of the 14 non-coincident data word so that a channel bit stream having no consecutive 15 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-16 bit code words; 17 determining a digital sum value of said channel bit stream; 18 detecting a code word "000010" which is immediately followed by any 19 one of said 3-bit code words; and 20 replacing the detected code word with a substitute code word 21 "000000" if the replacement results in said digital sum value approaching 22 zero.

7. The data modulation method of claim 2, wherein, in said
memory, a first group of 4-bit data words "001X", "01XX", "101X" and
"11XX" are mapped to 3-bit code words "101", "100", "001", "010",
respectively, a second group of 4-bit data words "0000", "0001", "1000" and
"1001" are mapped to said 3-bit code words "101", "100", "001", "010",

NE-1148

- 30 -

1 12. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further comprising the steps of generating a synchronization pattern and inserting 2 3 the synchronization pattern to said channel bit stream. 1 13. The data modulation method of claim 12, wherein said 2 synchronization pattern comprises a bit sequence "000, 000, 000." 1 14. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further 2 comprising the steps of: 3 storing a plurality of synchronization patterns in a memory; 4 selecting one of the synchronization patterns according to the amount 5 of offset from starting point of a sector on a recording disc; and 6 inserting the selected synchronization pattern to said channel bit 7 stream. 15. 1 The data modulation method of claim 14, wherein each of said 2 synchronization patterns comprises a bit sequence "000, 000, 000." 1 16. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further 2 comprising the steps of: 3 storing, in a memory, a first group of synchronization patterns of even-4 number of 1's and a second group of synchronization patterns of odd-number of 1's; 5 selecting one of the synchronization patterns of even-number of 1's 6 from said first group and one of the synchronization patterns of odd-number of 1's from said second group according to the amount of offset from starting 8 9 point of a sector on a recording disc; 10 choosing one of the selected synchronization patterns of even-number , 11 of 1's and odd-number of 1's so that the chosen synchronization pattern

results in said digital surh value approaching zero; and

9

10

11

12

13

14

15 16 NE-1148

- 29 -

respectively, and a 4-bit data word "XXXX" is mapped to a 3-bit code word "000", where the symbol X represents either "1" or "0",

wherein step (c) comprises using said first and second groups of data words to convert said two higher significant bits of each 4-bit data word if said first group was used to convert immediately preceding two higher significant bits, and using said 4-bit data word "XXXX" to convert said two higher significant bits if said second group was used to convert said immediately preceding two higher significant bits,

wherein step (d) comprises detecting said first predetermined 3-bit code word when said second group was used to convert said immediately preceding four consecutive bits.

- 1 8. The data modulation method of claim 7, wherein said first
  2 predetermined 3-bit code word is "010" and said second predetermined code
  3 word is "000".
- 9. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further comprising the steps of detecting a bit sequence "010.101.010" in said channel bit stream and replacing the detected bit sequence with a substitute bit sequence "000.000.000".
- 1 10. The data modulation method of claim 1, 2, 3, 4, 5 or 6, wherein 2 the step of replacing the 3 digital sum value.
- 1 11. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further
  2 comprising the step of restoring said detected code word when a bit sequence
  3 having a predetermined number of consecutive 0's is formed in said channel
  4 bit stream due to the replacement of said detected code with said substitute
  5 code word "000".

- 31 -

13	inserting the chosen synchronization pattern to said channel bit			
14	stream.			
1	17. The data modulation apparatus of claim 16, wherein each of			
2	said synchronization patterns comprises a bit sequence "000, 000, 000."			
1	18. The data modulation method of claim 1, 2, 3, 4, 5 or 6, further			
2	comprising the steps of:			
3	mapping a plurality of code words to a plurality of data words in a			
4	memory;			
5	receiving said channel bit stream and detecting a bit sequence "000.			
6	000" in the received channel bit stream;			
7	replacing the detected bit sequence with a substitute bit sequence "010.			
8	000"; and			
9	converting each code word of the channel bit stream to a data word			
10	corresponding to one of the data words mapped in said memory.			
1	19. The data modulation method of claim 18, wherein said			
2	substitute bit sequence is "010. 000".			
1	20. The data modulation method of claim 18, wherein said			
2	substitute bit sequence is "000. 010".			
1	21. The data modulation method of claim 18, wherein the replacing			
2	step further comprises detecting a bit sequence "000, 000, 000" and replacing			
3	the detected bit sequence with a bit sequence "010, 101, 010".			
1	22. The data modulation method of claim 18, wherein a plurality of			
2	3-bit code words are mapped in said memory to a plurality of 2-bit data			
3	words and a plurality of 6-bit code words are mapped to a plurality of 4-bit			

NE-1148

**-** 32 -

4 data words.

23. A data modulation apparatus comprising:

2 a buffer;

conversion circuitry for converting an N-bit data word of a data bit stream to an M-bit code word and storing a plurality of said M-bit code words in said buffer to form a channel bit stream, where the integer M is greater than the integer N; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a bit sequence of a predetermined pattern in the stored channel bit stream, and replacing a bit "1" of said detected bit sequence with a bit "0" if the replacement results in said digital sum value approaching zero.

24. A data modulation apparatus comprising:

a memory for mapping a plurality of 4-bit data words to a plurality of 3-bit code words;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting higher significant two bits of each 4-bit data word to a 3-bit code word correspondingly mapped to the 4-bit data word in said memory so that a channel bit stream having no consecutive 1's is produced by a plurality of said 3-bit code words; so that a channel bit stream having no consecutive 1's is produced by a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a first predetermined one of said 3-bit code words which is consecutive with a second predetermined one of said 3-bit code words, and replacing the detected code word with a substitute ode word "000" if the replacement results in said digital sum value approaching zero.

bit code words; and

NE-1148

*-* 33 -

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "101000", "100000", "001000" and "010000", respectively; conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010" which occurs immediately following any one of said 6-bit code words, and replacing the detected code word with a substitute code word "000" if the replacement results in said digital sum value approaching zero.

1's is formed by a plurality of said 6-bit code words and a plurality of said 3-

#### 26. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "101000", "100000", "001000" and "010000", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two

NE-1148

- 34 -

bits of the 4-bit data word to a 3-bit code word mapped in said memory if the
4-bit data word is non-coincident with any of said mapped 4-bit data words,
and forming a subsequent 4-bit data word with lower significant bits of the
non-coincident data word so that a channel bit stream having no consecutive
1's is formed by a plurality of said 6-bit code words and a plurality of said 3bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010000" which occurs immediately following any one of said 3-bit code words, and replacing the detected code word with a substitute code word "000000" if the replacement results in said digital sum value approaching zero.

#### 27. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "00010", "000100", "000001" and "000010", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "010" which is immediately followed by any one of said 6-bit code words, and replacing the detected code word with a

NE-1148

- 35 -

substitute code word "000" if the replacement results in said digital sum value approaching zero.

28. A data modulation apparatus comprising:

a memory for mapping 2-bit data words "00", "01", "10" and "11" to 3-bit code words "101", "100", "001" and "010", respectively, and mapping 4-bit data words "0000", "0001", "1000" and "1001" to 6-bit code words "000101", "000100", "000001" and "000010", respectively;

conversion circuitry for successively segmenting a data bit stream into a plurality of 4-bit data words, converting each of the 4-bit data words to a 6-bit code word mapped in said memory if the 4-bit data word is coincident with one of said mapped 4-bit data words, converting higher significant two bits of the 4-bit data word to a 3-bit code word mapped in said memory if the 4-bit data word is non-coincident with any of said mapped 4-bit data words, and forming a subsequent 4-bit data word with lower significant bits of the non-coincident data word so that a channel bit stream having no consecutive 1's is formed by a plurality of said 6-bit code words and a plurality of said 3-bit code words; and

control circuitry for determining a digital sum value of said channel bit stream, detecting a code word "000010" which is immediately followed by any one of said 3-bit code words, and replacing the detected code word with a substitute code word "000000" if the replacement results in said digital sum value approaching zero.

The data modulation apparatus of claim 24, wherein said
memory maps a first group of 4-bit data words "001X", "01XX", "101X" and
"11XX" to 3-bit code words "101", "100", "001", "010", respectively, maps a
second group of 4-bit data words "0000", "0001", "1000" and "1001" to said 3bit code words "101", "100", "001", "010", respectively, and maps a 4-bit data
word "XXXX" to a 3-bit code word "000", where the symbol X represents

9

10

11

12

13

14 15

16

1

2

3

NE-1148

**-** 36 -

7 either "1" or "0",

wherein said conversion circuitry uses said first and second groups of data words to convert said two higher significant bits of each 4-bit data word if said first group was used to convert immediately preceding two higher significant bits, and uses said 4-bit data word "XXXX" for converting said two higher significant bits if said second group was used to convert said immediately preceding two higher significant bits,

wherein said control circuitry detects said first predetermined 3-bit code word when said second group was used to convert said immediately preceding four consecutive bits.

- 1 30. The data modulation apparatus of claim 29, wherein said first 2 predetermined 3-bit code word is "010" and said second predetermined code 3 word is "000".
- 31. The data modulation apparatus of claim 23, 24, 25, 26, 27 or 28, further comprising a replacement circuit for detecting a bit sequence "010. 101. 010" in said channel bit stream and replacing the detected bit sequence with a substitute bit sequence "000. 000. 000".
  - 32. The data modulation apparatus of claim 23, 24, 25, 26, 27 or 28, wherein said control circuitry updates said digital sum value after the detected code word is replaced with said code word "000".
- 33. The data modulation apparatus of claim 23, 24, 25, 26, 27 or 28, wherein said control circuitry restores said detected code word when a bit sequence having a predetermined number of consecutive 0's is formed in said channel bit stream due to the replacement of said detected code with said substitute code word "000".

<del>-</del> 37 -

1	34. The data n	nodulation apparatus of claim 23, 24, 25, 26, 27 or 28,		
2	further comprising mean	ns for generating a synchronization pattern and		
3	inserting the synchroniz	ation pattern to said channel bit stream.		
1		odulation apparatus of claim 34, wherein said		
2	synchronization pattern	comprises a bit sequence "000. 000. 000."		
1		odulation apparatus of claim 23, 24, 25, 26, 27 or 28,		
2	further comprising:			
3	a memory for stor	ing a plurality of synchronization patterns;		
4	means for selectin	g one of the synchronization patterns according to		
5	the amount of offset from	n starting point of a sector on a recording disc; and		
6	means for insertir	g the selected synchronization pattern to said		
7	channel bit stream.			
1	37. The data m	odulation apparatus of claim 36, wherein each of		
2		terns comprises a bit sequence "000. 000. 000."		
		-		
1	38. The data m	odulation apparatus of claim 23, 24, 25, 26, 27 or 28,		
2	further comprising:			
3	a memory for storing a first group of synchronization patterns of ever			
4	number of 1's and a seco	nd group of synchronization patterns of odd-number		
5	of 1's;			
6	means for selectin	g one of the synchronization patterns of even-		
7	number of 1's from said first group and one of the synchronization patterns			
8	of odd-number of 1's from said second group according to the amount of			
9	offset from starting point of a sector on a recording disc;			
10	means for choosing one of the selected synchronization patterns of			
11	even-number of 1's and odd-number of 1's so that the chosen synchronization			
12		gital sum value approaching zero; and		
	I	Jum aure abbrosemic poro, and		

4 words.

NE-1148

- 38 -

13	means for inserting the chosen synchronization pattern to said channel			
14	bit stream.			
1	39. The data modulation apparatus of claim 38, wherein each of			
2	said synchronization parterns comprises a bit sequence "000. 000, 000."			
1	40. The data modulation apparatus of claim 23, 24, 25, 26, 27 or 28,			
2	further comprising:			
3	replacement circuitry for receiving said channel bit stream and			
4	detecting a bit sequence "000. 000" in the received channel bit stream, and			
5	replacing the detected bit sequence with a substitute bit sequence "010. 000";			
6	a memory for mapping a plurality of code words to a plurality of data			
7	words; and			
8	conversion circuitry for receiving the channel bit stream from said			
9	replacement circuitry and converting each code word of the channel bit			
10	stream to a data word corresponding to one of the mapped data words of			
11	said memory.			
1	41. The data modulation apparatus of claim 40, wherein said			
2	substitute bit sequence is "010. 000".			
_				
1	42. The data modulation apparatus of claim 40, wherein said			
2	substitute bit sequence is "000, 010".			
	40 1			
1	43. The data modulation apparatus of claim 40, wherein said			
2	replacement circuit further detects a bit sequence "000, 000, 000" and			
3	replacing the detected bit sequence with a bit sequence "010, 101, 010".			
-	44 77 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
1	44. The data modulation apparatus of claim 40, wherein said			
2	memory maps a plurality of 3-bit code words to a plurality of 2-bit data			
3	words and maps a plurality of 6-bit code words to a plurality of 4-bit data			